home.social

#alchitry — Public Fediverse posts

Live and recent posts from across the Fediverse tagged #alchitry, aggregated by home.social.

  1. Making it match the sim.

    Clock shows one clock between last data transition and rising edge of we_n, scope shows two.

    Getting closer!

    #protonpack #FPGA #Alchitry #Verilator #verilog

  2. Start rtl counter with a timer that is initialized 10 seconds from a 32bit wrap point so that the software handling of wrap-around is well exercised during development.

    #rtl #fpga #verilog #vhdl #xilinx #alchitry #eureka #protonpack #software #softwaredevelopment #hardware #embedded #fensterFreitag

  3. Start rtl counter with a timer that is initialized 10 seconds from a 32bit wrap point so that the software handling of wrap-around is well exercised during development.

    #rtl #fpga #verilog #vhdl #xilinx #alchitry #eureka #protonpack #software #softwaredevelopment #hardware #embedded #fensterFreitag

  4. Start rtl counter with a timer that is initialized 10 seconds from a 32bit wrap point so that the software handling of wrap-around is well exercised during development.

    #rtl #fpga #verilog #vhdl #xilinx #alchitry #eureka #protonpack #software #softwaredevelopment #hardware #embedded #fensterFreitag

  5. I plugged it in to USB... it powered on.
    I went to plug in the second USB and as the metal made contact it suddenly powered off...

    I saw no magic smoke.

    It sure looks dead. I hope it's not a design flaw... because I just ordered two replacements.

    #FPGA #Alchitry #Xilinx

    forum.alchitry.com/t/regulator

  6. @PaulaMaddox I didn't actually post to the forums yet, but I got it working. I had the FT600 board underneath the FPGA board and it did not work. I then tried it with the FT600 board on the top (because I wanted to probe it) and then it suddenly worked with the loopback test.

    Great success for day one!

    It's not clear what the problem with in the other configuration, but that can wait till another day.

    #FPGA #Alchitry #FTDI #linux #verilog #electronics