home.social

#instructionsetarchitecture — Public Fediverse posts

Live and recent posts from across the Fediverse tagged #instructionsetarchitecture, aggregated by home.social.

fetched live
  1. RISC-V Vector Extension overview
    🔗 0x80.pl/notesen/2024-11-09-ris

    "The goal of this text is to provide an overview of RISC-V Vector extension (RVV), and compare — when applicable — with widespread SIMD vector instruction sets: SSE, AVX, AVX-512, ARM Neon and SVE.
    […]
    The vector extension is quite a huge addition. It adds 302 instructions plus four highly configurable load & store operations."

    #RISCV #RISC_V #RVV #ComputerArchitecture #ISA #InstructionSetArchitecture #CPU #CPUs #processor #processors

  2. RISC-V: Why The ISA Battles Aren’t Over Yet - A computer processor uses a so-called Instruction Set Architecture to talk with the world outside of... more: hackaday.com/2019/11/12/risc-v #instructionsetarchitecture #microcontrollers #engineering #featured #ibmpower #openrisc #risc-v #power #sparc #mips #arm #isa