home.social
  1. A highly optimized Art-Net and sACN pixel controller for GD32 Cortex-ARM microcontrollers, built around a Timer → DMA → GPIO architecture for deterministic timing, minimal CPU overhead, and maximum output efficiency.
    gd32-dmx.org/pixel.html