#siemenseda — Public Fediverse posts
Live and recent posts from across the Fediverse tagged #siemenseda, aggregated by home.social.
-
🗓️ Verification Academy Live BRNO
May 21 2026 in Brno, Czech RepublicThree main topics on the table:
- Questa One & faster verification closure
- Static/formal verification
- AI in verification workflowsIn-person only. Brno University of Technology, Bozetechova, Room A112.
https://verificationacademy.com/topics/verification-academy-live/brno-university-of-technology/
#QuestaOne #SystemVerilog #UVM #FPGA #ASIC #FormalVerification #SiemensEDA
-
🗓️ Verification Academy Live BRNO
May 21 2026 in Brno, Czech RepublicThree main topics on the table:
- Questa One & faster verification closure
- Static/formal verification
- AI in verification workflowsIn-person only. Brno University of Technology, Bozetechova, Room A112.
https://verificationacademy.com/topics/verification-academy-live/brno-university-of-technology/
#QuestaOne #SystemVerilog #UVM #FPGA #ASIC #FormalVerification #SiemensEDA
-
🗓️ Verification Academy Live BRNO
May 21 2026 in Brno, Czech RepublicThree main topics on the table:
- Questa One & faster verification closure
- Static/formal verification
- AI in verification workflowsIn-person only. Brno University of Technology, Bozetechova, Room A112.
https://verificationacademy.com/topics/verification-academy-live/brno-university-of-technology/
#QuestaOne #SystemVerilog #UVM #FPGA #ASIC #FormalVerification #SiemensEDA
-
🗓️ Verification Academy Live BRNO
May 21 2026 in Brno, Czech RepublicThree main topics on the table:
- Questa One & faster verification closure
- Static/formal verification
- AI in verification workflowsIn-person only. Brno University of Technology, Bozetechova, Room A112.
https://verificationacademy.com/topics/verification-academy-live/brno-university-of-technology/
#QuestaOne #SystemVerilog #UVM #FPGA #ASIC #FormalVerification #SiemensEDA
-
🗓️ Verification Academy Live BRNO
May 21 2026 in Brno, Czech RepublicThree main topics on the table:
- Questa One & faster verification closure
- Static/formal verification
- AI in verification workflowsIn-person only. Brno University of Technology, Bozetechova, Room A112.
https://verificationacademy.com/topics/verification-academy-live/brno-university-of-technology/
#QuestaOne #SystemVerilog #UVM #FPGA #ASIC #FormalVerification #SiemensEDA
-
https://www.europesays.com/ie/357071/ AI Starting To Simplify Design Of Programmable Logic #Altera #AMD #Arteris #BayaSystems #Cadence #ChipAgents #compilers #DSPs #eFPGAs #Éire #fpga #FPGACompilers #FraunhoferIISEAS #IE #Infineon #Ireland #mentor #ProgrammableLogic #SiemensEDA #Synopsys #Technology
-
Can A Computer Science Student Be Taught To Design Hardware? https://www.byteseu.com/1807354/ #arteris #BayaSystems #Cadence #ChipAgents #EngineeringEducation #Imagination #keysight #mentor #microsoft #Science #SiemensEDA #Synopsys #UCLA #WorkforceDevelopment
-
AI’s Impact On Engineering Jobs May Be Different Than Expected
Key Takeaways: AI is expected to eliminate many repetitive, entry-level tasks, but that may allow engineering students trained…
#NewsBeep #News #Artificialintelligence #agenticai #AI #AIdesign #ArizonaStateUniversity #Arteris #ArtificialIntelligence #BayaSystems #Cadence #ChipAgents #engineeringjobs #GenAI #Keysight #mentor #SiemensEDA #Synopsys #Technology #UK #UnitedKingdom #Workforce
https://www.newsbeep.com/uk/398249/ -
Für die Entwicklung von Halbleitern kommen essenzielle Tools vorwiegend aus den USA. Chinesische Hersteller wollen für mögliche Handelskriege vorbereitet sein.
Angst vor Sanktionen: Chinesische Chiphersteller wollen weg von US-Software