#siemenseda — Public Fediverse posts
Live and recent posts from across the Fediverse tagged #siemenseda, aggregated by home.social.
-
🗓️ Verification Academy Live BRNO
May 21 2026 in Brno, Czech RepublicThree main topics on the table:
- Questa One & faster verification closure
- Static/formal verification
- AI in verification workflowsIn-person only. Brno University of Technology, Bozetechova, Room A112.
https://verificationacademy.com/topics/verification-academy-live/brno-university-of-technology/
#QuestaOne #SystemVerilog #UVM #FPGA #ASIC #FormalVerification #SiemensEDA
-
🗓️ Verification Academy Live BRNO
May 21 2026 in Brno, Czech RepublicThree main topics on the table:
- Questa One & faster verification closure
- Static/formal verification
- AI in verification workflowsIn-person only. Brno University of Technology, Bozetechova, Room A112.
https://verificationacademy.com/topics/verification-academy-live/brno-university-of-technology/
#QuestaOne #SystemVerilog #UVM #FPGA #ASIC #FormalVerification #SiemensEDA
-
🗓️ Verification Academy Live BRNO
May 21 2026 in Brno, Czech RepublicThree main topics on the table:
- Questa One & faster verification closure
- Static/formal verification
- AI in verification workflowsIn-person only. Brno University of Technology, Bozetechova, Room A112.
https://verificationacademy.com/topics/verification-academy-live/brno-university-of-technology/
#QuestaOne #SystemVerilog #UVM #FPGA #ASIC #FormalVerification #SiemensEDA
-
🗓️ Verification Academy Live BRNO
May 21 2026 in Brno, Czech RepublicThree main topics on the table:
- Questa One & faster verification closure
- Static/formal verification
- AI in verification workflowsIn-person only. Brno University of Technology, Bozetechova, Room A112.
https://verificationacademy.com/topics/verification-academy-live/brno-university-of-technology/
#QuestaOne #SystemVerilog #UVM #FPGA #ASIC #FormalVerification #SiemensEDA
-
🗓️ Verification Academy Live BRNO
May 21 2026 in Brno, Czech RepublicThree main topics on the table:
- Questa One & faster verification closure
- Static/formal verification
- AI in verification workflowsIn-person only. Brno University of Technology, Bozetechova, Room A112.
https://verificationacademy.com/topics/verification-academy-live/brno-university-of-technology/
#QuestaOne #SystemVerilog #UVM #FPGA #ASIC #FormalVerification #SiemensEDA
-
https://www.europesays.com/ie/357071/ AI Starting To Simplify Design Of Programmable Logic #Altera #AMD #Arteris #BayaSystems #Cadence #ChipAgents #compilers #DSPs #eFPGAs #Éire #fpga #FPGACompilers #FraunhoferIISEAS #IE #Infineon #Ireland #mentor #ProgrammableLogic #SiemensEDA #Synopsys #Technology