home.social

#dvcon — Public Fediverse posts

Live and recent posts from across the Fediverse tagged #dvcon, aggregated by home.social.

  1. This is Matt (aka Mr #ASIC) who works to make chip design more accessible to students and enthusiasts. The Tiny Tapeout project: tinytapeout.com uses a fully open source pipeline to synthesise, verify and layout asic designs and combine them with other projects to amortise the wafer cost and make custom designs possible. #dvcon

  2. This is Matt (aka Mr #ASIC) who works to make chip design more accessible to students and enthusiasts. The Tiny Tapeout project: tinytapeout.com uses a fully open source pipeline to synthesise, verify and layout asic designs and combine them with other projects to amortise the wafer cost and make custom designs possible. #dvcon

  3. This is Matt (aka Mr #ASIC) who works to make chip design more accessible to students and enthusiasts. The Tiny Tapeout project: tinytapeout.com uses a fully open source pipeline to synthesise, verify and layout asic designs and combine them with other projects to amortise the wafer cost and make custom designs possible. #dvcon

  4. This is Matt (aka Mr #ASIC) who works to make chip design more accessible to students and enthusiasts. The Tiny Tapeout project: tinytapeout.com uses a fully open source pipeline to synthesise, verify and layout asic designs and combine them with other projects to amortise the wafer cost and make custom designs possible. #dvcon

  5. This is Matt (aka Mr #ASIC) who works to make chip design more accessible to students and enthusiasts. The Tiny Tapeout project: tinytapeout.com uses a fully open source pipeline to synthesise, verify and layout asic designs and combine them with other projects to amortise the wafer cost and make custom designs possible. #dvcon

  6. Some of the numbers at this morning keynote are fairly nuts. The cryo cooled TPUv5 nodes are clocking 4 exa-flops of compute with fairly ridiculous amounts of on-chip ram. I dread to think how much power it sucks to achieve that. #ai #tpu #dvcon

  7. Some of the numbers at this morning keynote are fairly nuts. The cryo cooled TPUv5 nodes are clocking 4 exa-flops of compute with fairly ridiculous amounts of on-chip ram. I dread to think how much power it sucks to achieve that. #ai #tpu #dvcon

  8. Some of the numbers at this morning keynote are fairly nuts. The cryo cooled TPUv5 nodes are clocking 4 exa-flops of compute with fairly ridiculous amounts of on-chip ram. I dread to think how much power it sucks to achieve that. #ai #tpu #dvcon

  9. Some of the numbers at this morning keynote are fairly nuts. The cryo cooled TPUv5 nodes are clocking 4 exa-flops of compute with fairly ridiculous amounts of on-chip ram. I dread to think how much power it sucks to achieve that. #ai #tpu #dvcon

  10. Some of the numbers at this morning keynote are fairly nuts. The cryo cooled TPUv5 nodes are clocking 4 exa-flops of compute with fairly ridiculous amounts of on-chip ram. I dread to think how much power it sucks to achieve that. #ai #tpu #dvcon

  11. Hello #munich I am in you. Here for the #dvcon conference starting tomorrow.

  12. Hello #munich I am in you. Here for the #dvcon conference starting tomorrow.

  13. Hello #munich I am in you. Here for the #dvcon conference starting tomorrow.

  14. Hello #munich I am in you. Here for the #dvcon conference starting tomorrow.

  15. Hello #munich I am in you. Here for the #dvcon conference starting tomorrow.

  16. Really happy to introduce #DVCon ‘s first research track at the conference opening this morning, co-organized with my colleague Christoph Grimm from #RPTU.

    #DVCon #SystemC #Design #Verification

  17. Really happy to introduce #DVCon ‘s first research track at the conference opening this morning, co-organized with my colleague Christoph Grimm from #RPTU.

    #DVCon #SystemC #Design #Verification

  18. Really happy to introduce #DVCon ‘s first research track at the conference opening this morning, co-organized with my colleague Christoph Grimm from #RPTU.

    #DVCon #SystemC #Design #Verification

  19. Really happy to introduce #DVCon ‘s first research track at the conference opening this morning, co-organized with my colleague Christoph Grimm from #RPTU.

    #DVCon #SystemC #Design #Verification