home.social

#lowpowerdesign — Public Fediverse posts

Live and recent posts from across the Fediverse tagged #lowpowerdesign, aggregated by home.social.

  1. Clarification for developers using the KT142C voice playback chip:
    If you're measuring a very low voltage (~0.2V) on the BUSY pin when the chip is idle, your hardware is likely fine! This is a key feature.
    After about 5 seconds of inactivity, the chip enters an ultra-low-power state, drawing only 2 μA. In this mode, the BUSY pin becomes high-impedance, leading to the low voltage reading.
    linkedin.com/pulse/kt142c-chip
    #EmbeddedSystems #HardwareDesign #LowPowerDesign #CircuitDesign #KT142C #Engineering

  2. Clarification for developers using the KT142C voice playback chip:
    If you're measuring a very low voltage (~0.2V) on the BUSY pin when the chip is idle, your hardware is likely fine! This is a key feature.
    After about 5 seconds of inactivity, the chip enters an ultra-low-power state, drawing only 2 μA. In this mode, the BUSY pin becomes high-impedance, leading to the low voltage reading.
    linkedin.com/pulse/kt142c-chip
    #EmbeddedSystems #HardwareDesign #LowPowerDesign #CircuitDesign #KT142C #Engineering

  3. Clarification for developers using the KT142C voice playback chip:
    If you're measuring a very low voltage (~0.2V) on the BUSY pin when the chip is idle, your hardware is likely fine! This is a key feature.
    After about 5 seconds of inactivity, the chip enters an ultra-low-power state, drawing only 2 μA. In this mode, the BUSY pin becomes high-impedance, leading to the low voltage reading.
    linkedin.com/pulse/kt142c-chip
    #EmbeddedSystems #HardwareDesign #LowPowerDesign #CircuitDesign #KT142C #Engineering

  4. Clarification for developers using the KT142C voice playback chip:
    If you're measuring a very low voltage (~0.2V) on the BUSY pin when the chip is idle, your hardware is likely fine! This is a key feature.
    After about 5 seconds of inactivity, the chip enters an ultra-low-power state, drawing only 2 μA. In this mode, the BUSY pin becomes high-impedance, leading to the low voltage reading.
    linkedin.com/pulse/kt142c-chip
    #EmbeddedSystems #HardwareDesign #LowPowerDesign #CircuitDesign #KT142C #Engineering

  5. 3️⃣ Scalable 28nm IC implementation of coupled oscillator network featuring tunable topology and complexity
    👉 arxiv.org/abs/2505.10248

    4️⃣ Self Clocked Digital LDO for Cryogenic Power Management in 22nm FDSOI with 98 Percent Efficiency
    👉 arxiv.org/abs/2505.10234

    🔗 Check them out on arXiv. 📄

    #arXiv #NeuromorphicComputing #Memristor #CryoCMOS #SoC #VLSI #OscillatorNetworks #LowPowerDesign